DocumentCode
842919
Title
CMOS temperature-stable linearised differential pair
Author
Dias, Julio A. S.
Author_Institution
Dept. of Electron. & Microelectron., Univ. Estadual de Campinas, Brazil
Volume
28
Issue
25
fYear
1992
Firstpage
2350
Lastpage
2351
Abstract
A simple technique which employs a bias current with a positive nonlinear temperature coefficient is used to compensate for the temperature variations of the transconductance in a CMOS linearised differential pair. Simulated results show that a temperature drift of less than 100 ppm/ degrees C can be obtained in the 0-100 degrees C range.
Keywords
CMOS integrated circuits; compensation; differential amplifiers; linear integrated circuits; stability; 0 to 100 degC; CMOS; bias current; linearised differential pair; positive nonlinear temperature coefficient; temperature variation compensation; temperature-stable; transconductance;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:19921514
Filename
191871
Link To Document