DocumentCode
856117
Title
Permalloy loaded transmission lines for high-speed interconnect applications
Author
Wang, Pingshan ; Tien, Norman C. ; Kan, Edwin Chih-Chuan
Author_Institution
Sch. of Electr. & Comput. Eng., Cornell Univ., Ithaca, NY, USA
Volume
51
Issue
1
fYear
2004
Firstpage
74
Lastpage
82
Abstract
The mutual inductance and self-inductance of global interconnects are important but difficult to extract and model in deep submicrometer very large scale integration (VLSI) designs. The absence of effective mutual magnetic field shielding limits the maximum unbuffered interconnect line length. In this paper, we propose and demonstrate that permalloy-loaded transmission lines can be used for high-speed interconnect applications to overcome these limitations. Permalloy films were incorporated into planar transmission lines using a CMOS-compatible process. The line characteristics show that eddy-current effects are the limiting factors for the high-frequency permalloy applications when ferromagnetic resonance are restrained through geometry design. Patterning permalloy films effectively extends their application to above 20 GHz. The line characteristic impedances are about ∼90 Ω. Under 50 mA dc current biases, the line parameters did not change much. Moreover, the patterned permalloy reduces the magnetic field coupling between two adjacent transmission lines by about 10 dB in our design. The demonstrated operation frequency range, current carrying capability and magnetic field shielding properties indicate that the permalloy loaded lines are suitable for high-speed interconnect applications in CMOS technologies.
Keywords
CMOS integrated circuits; Permalloy; eddy currents; ferromagnetic materials; ferromagnetic resonance; integrated circuit interconnections; magnetic fields; magnetic thin films; transmission lines; very high speed integrated circuits; CMOS-compatible process; current carrying capability; dc current biases; deep submicrometer very large scale integration; eddy-current effects; ferromagnetic resonance; global interconnects; high-speed interconnect applications; inductance; line characteristic impedance; magnetic field coupling; magnetic field shielding; maximum unbuffered interconnect line length; operation frequency range; permalloy film patterning; permalloy loaded transmission lines; planar transmission lines; self-inductance; CMOS technology; Geometry; Impedance; Inductance; Magnetic films; Magnetic resonance; Magnetic shielding; Planar transmission lines; Transmission lines; Very large scale integration;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/TED.2003.820683
Filename
1258148
Link To Document