DocumentCode :
881622
Title :
A high-speed FFT unit based on a low cost digital signal processor
Author :
Tortoli, P. ; Andreuccetti, F.
Author_Institution :
Dept. of Electron. Eng., Florence Univ., Italy
Volume :
35
Issue :
11
fYear :
1988
Firstpage :
1434
Lastpage :
1438
Abstract :
The implementation of a high-speed 128-complex-point FFT (fast Fourier transform) system is described. It is based on a low-cost programmable NMOS digital signal processor (DSP) with a limited amount of memory. For this reason, its use has been restricted so far, to short transforms (Nor=128), performed at a lower speed. This inherent compromise has been overcome by subsequently calculating eight length-16 and sixteen length-8 FFTs, so that a limited data memory is occupied at each processing step. Moreover, the iteration of basics short transform subroutines allows sizable reduction of the requested program memory without sacrificing the processing speed. As a result, by using a single DSP in a simple architecture, 128 complex points are analyzed at a throughput rate of several tens of kilohertz. The possible application of the approach to larger FFTs, as well as to other transforms, is discussed. A brief description is also given of how a higher operating speed could be obtained by pipelining the FFT unit without having recourse to expensive devices.<>
Keywords :
computerised signal processing; digital signal processing chips; fast Fourier transforms; field effect integrated circuits; pipeline processing; complex point FFT system; digital signal processor; fast Fourier transform; high-speed FFT unit; low cost; pipelining; program memory; programmable NMOS DSP; Algorithms; Costs; Digital signal processing; Digital signal processors; Fast Fourier transforms; Flexible printed circuits; MOS devices; Pipeline processing; Throughput;
fLanguage :
English
Journal_Title :
Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0098-4094
Type :
jour
DOI :
10.1109/31.14468
Filename :
14468
Link To Document :
بازگشت