DocumentCode
894229
Title
An integrated binary correlator module
Author
Jespers, Paul G A ; Windal, Michel G. ; Watteyne, Thierry
Volume
18
Issue
3
fYear
1983
fDate
6/1/1983 12:00:00 AM
Firstpage
286
Lastpage
290
Abstract
A correlator module using the pseudorandom comparison (PRC) algorithm has been designed and fabricated in a standard 8 /spl mu/m PMOS process. It demonstrates the validity of the principle and the feasibility of a low-cost integrated correlator or RMS meter based on it. The chip runs at a sampling rate of 500 kHz, dissipates 90 mW, and its size is 2.4 mm/SUP 2/ not including the delay element which is an external standard component.
Keywords
Correlators; Digital integrated circuits; Field effect integrated circuits; Modules; correlators; digital integrated circuits; field effect integrated circuits; modules; Algorithm design and analysis; Charge coupled devices; Correlators; Delay effects; Partial response channels; Signal processing; Signal processing algorithms; Silicon; Student members; Transversal filters;
fLanguage
English
Journal_Title
Solid-State Circuits, IEEE Journal of
Publisher
ieee
ISSN
0018-9200
Type
jour
DOI
10.1109/JSSC.1983.1051941
Filename
1051941
Link To Document