DocumentCode
895090
Title
A high-speed digitally programmable CCD transversal filter
Author
Chiang, Alice M. ; Burke, Barry E.
Volume
18
Issue
6
fYear
1983
Firstpage
745
Lastpage
753
Abstract
A 32-stage programmable transversal filter is described which has 6-bit digitally programmable tap weights and has been operated at a 25-MHz clock rate. The device has a linear dynamic range of more than 60 dB and occupies a chip area of 24 mm/SUP 2/. Pipe-organ architecture made it possible to use a simple floating diffusion output circuit. The tap weight values are set by a 6-bit multiplying D/A converter (MDAC) at each delay-line input. The MDAC is a multiple CCD input structure with binary-weighted input gate areas and logic-controlled gates to multiply each charge packet by 0 or 1. The conversion speed of this structure is as high as that of a CCD input structure, but careful control of threshold voltage variations is required to achieve high accuracy. Experiments are described which show that threshold offsets can be reduced to about 2 mV RMS for a fill-and-spill input indicating that MDACs of this type with 8-bit accuracy are feasible.
Keywords
Active filters; Charge-coupled device circuits; active filters; charge-coupled device circuits; Adaptive filters; Bandwidth; Charge coupled devices; Circuits; Clocks; Delay lines; Dynamic range; Filtering; Matched filters; Transversal filters;
fLanguage
English
Journal_Title
Solid-State Circuits, IEEE Journal of
Publisher
ieee
ISSN
0018-9200
Type
jour
DOI
10.1109/JSSC.1983.1052026
Filename
1052026
Link To Document