DocumentCode
902250
Title
Single Event Error Immune CMOS RAM
Author
Andrews, J.L. ; Schroeder, J.E. ; Gingerich, B.L. ; Kolasinski, W.A. ; Koga, R. ; Diehl, S.E.
Author_Institution
General Electric Company P. O. Box 8555 Philadelphia, Pennsylvania 19101
Volume
29
Issue
6
fYear
1982
Firstpage
2040
Lastpage
2043
Abstract
A technique involving resistive decoupling has been developed and applied to the memory cells of a 1024-bit CMOS static RAM to provide immunity to single event upset by cosmic rays. Doped polysilicon resistors were inserted in the inverter-pair cross-coupling lines of an existing memory-cell design with negligible effect on the device operating characteristics. Computer simulations, as well as laboratory tests with energetic krypton ions, imply the effectiveness of this approach to solving the single event upset problem in satellites. This technique is expected to be applicable to other devices of this type, including those with higher levels of integration.
Keywords
Application software; CMOS technology; Contracts; Iron; Random access memory; Read-write memory; Resistors; Roentgenium; Single event upset; Space technology;
fLanguage
English
Journal_Title
Nuclear Science, IEEE Transactions on
Publisher
ieee
ISSN
0018-9499
Type
jour
DOI
10.1109/TNS.1982.4336492
Filename
4336492
Link To Document