DocumentCode
907510
Title
Design techniques for a 565/680 Mbit/s coder/decoder
Author
Wood, I.C. ; Mudd, M.S.J. ; Taylor, D.G. ; Ward, P.J. ; Saul, P.H.
Author_Institution
Plessey Research (Caswell) Ltd., Allen Clark Research Centre, Towcester, UK
Volume
132
Issue
2
fYear
1985
fDate
3/1/1985 12:00:00 AM
Firstpage
68
Lastpage
72
Abstract
The circuit design, process and layout techniques used to implement a high-performance silicon integrated circuit for a 565 Mbit/s multiplex and optical-fibre transmission system will be described. The IC contains 6000 transistors and operates at speeds well in excess of those normally achieved using semicustom circuit techniques, while retaining the normal advantages of semicustom design methods.
Keywords
bipolar integrated circuits; codecs; data communication equipment; digital communication systems; digital integrated circuits; multiplexing equipment; optical communication equipment; optical fibres; 565 Mbit/s; 680 Mbit/s; Si bipolar IC; codecs; coder/decoder; data communication; digital circuitry; encoder; layout techniques; multiplexing equipment; optical-fibre transmission system; semicustom design methods;
fLanguage
English
Journal_Title
Solid-State and Electron Devices, IEE Proceedings I
Publisher
iet
ISSN
0143-7100
Type
jour
DOI
10.1049/ip-i-1.1985.0017
Filename
4643869
Link To Document