Avalanche-multiplication-region operation of n--p--n---n+ power transistors

Internal behaviour of an n--p--n^{---n+ high-voltage power transistor for the avalanche-multiplication-region operating conditions is presented as obtained by a mathematical model. This model incorporates the avalanche generation of carriers due to electric field and current density and the resulting semiconductor transport equations are solved in two dimensions by numerical methods.}